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Abstract
The next stream predictor is an accurate branch predictor that provides stream level sequencing. Every stream
prediction contains a full stream of instructions, that is, a sequence of instructions from the target of a taken branch
to the next taken branch, potentially containing multiple basic blocks. The long size of instruction streams makes it
possible for the stream predictor to provide high fetch bandwidth and to tolerate the prediction table access latency.
Therefore, an excellent way for improving the behavior of the next stream predictor is to enlarge instruction streams.
In this paper, we provide a comprehensive analysis of dynamic instruction streams, showing that focusing on
particular kinds of stream is not a good strategy due to Amdahl’s law. Consequently, we propose the multiple
stream predictor, a novel mechanism that deals with all kinds of streams by combining single streams into long
virtual streams. We show that our multiple stream predictor is able to tolerate the prediction table access latency
without requiring the complexity caused by additional hardware mechanisms like prediction overriding, also reducing
the overall branch predictor energy consumption.
1 Introduction
High performance superscalar processors require high fetch bandwidth to exploit all the available instruction-
level parallelism. The development of accurate branch prediction mechanisms has provided important improve-
ments in the fetch engine performance. However, it has also increased the fetch architecture complexity. Our
approach to achieve high fetch bandwidth, while maintaining the complexity under control, is the stream fetch
engine [12, 17].
This fetch engine design is based on the next stream predictor, an accurate branch prediction mechanism that
uses instruction streams as the basic prediction unit. We call stream to a sequence of instructions from the target of
a taken branch to the next taken branch, potentially containing multiple basic blocks. Figure 1 shows an example
control ﬂow graph from which we will ﬁnd the possible streams. The ﬁgure shows a loop containing an if-then-else
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access latency. However, it also causes an increase in the fetch architecture complexity, since prediction overriding
requires a complex recovery mechanism to discard the wrong speculative work based on overridden predictions.
An alternative to the overriding mechanism is using long basic prediction units. A stream prediction contains
enough instructions to feed the execution engine during multiple cycles [17]. Therefore, the longer a stream is, the
more cycles the execution engine will be busy without requiring a new prediction. If streams are long enough, the
execution engine of the processor can be kept busy during multiple cycles while a new prediction is being generated.
Overlapping the execution of a prediction with the generation of the following prediction allows to partially hide
the access delay of this second prediction, removing the need for an overriding mechanism, and thus reducing the
fetch engine complexity.
Since instruction streams are limited by taken branches, a good way to obtain longer streams is removing
taken branches through code optimizations. Code layout optimizations have a beneﬁcial eﬀect on the length of
instruction streams [17]. These optimizations try to map together those basic blocks that are frequently executed
as a sequence. Therefore, most conditional branches in optimized code are not taken, enlarging instruction streams.
However, code layout optimizations are not enough for the stream fetch engine to completely overcome the need
for an overriding mechanism [18].
Looking for novel ways of enlarging streams, we present a detailed analysis of dynamic instruction streams.
Our results show that most of them ﬁnalize in conditional branches, function calls, and return instructions. As a
consequence, it would seem that these types of branches are the best candidates to apply techniques for enlarging
instruction streams. However, according to Amdahl’s law, focusing on particular branch types is not a good
approach to enlarge instruction streams. If we focus on a particular type of stream, the remainder streams, which
do not beneﬁt from the stream enlargement, will limit the achievable performance improvement. This leads to a
clear conclusion: the correct approach is not focusing on particular branch types, but trying to enlarge all dynamic
streams. In order to achieve this, we present the multiple stream predictor, a novel predictor that concatenates
those streams that are frequently executed as a sequence. This predictor does not depend on the type of the branch
terminating the stream, making it possible to generate very long virtual streams.
The remainder of this paper is organized as follows. Section 2 describes previous related work. Section 3
presents our experimental methodology. Section 4 provides an analysis of dynamic instruction streams. Section 5
describes the multiple stream predictor. Section 6 evaluates the proposed predictor. Finally, Section 7 presents
our concluding remarks.
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2 Related Work
The prediction table access latency is an important limiting factor for current fetch architectures. The processor
front-end must generate the fetch address in a single cycle because this address is needed for fetching instructions
in the next cycle. However, the increase in processor clock frequency, as well as the slower wires in modern
technologies, cause branch prediction tables to require multi-cycle accesses [1, 8].
The trace predictor [6] is a latency tolerant mechanism, since each trace prediction is potentially a multiple
branch prediction. The processor front-end can use a single trace prediction to feed the processor back-end with
instructions during multiple cycles, while the trace predictor is being accessed again to obtain a new prediction.
Overlapping the prediction table access with the fetch of instructions from a previous prediction allows to hide the
branch predictor access delay. Our next stream predictor has the same ability [18], since a stream prediction is
also a multiple branch prediction able to provide enough instructions to hide the prediction table access latency.
Using a fetch target queue (FTQ) [13] is also helpful for taking advantage of this fact. The FTQ decouples
the branch prediction mechanism and the instruction cache access. Each cycle, the branch predictor generates the
fetch address for the next cycle, and a fetch request that is stored in the FTQ. Since the instruction cache is driven
by the requests stored in the FTQ, the fetch engine is less likely to stay idle while the predictor is being accessed
again.
Another promising idea to tolerate the prediction table access latency is pipelining the branch predictor [7, 21].
Using a pipelined predictor, a new prediction can be started each cycle. Nevertheless, this is not trivial, since
the outcome of a branch prediction is needed to start the next prediction. Therefore, each branch prediction
can only use the information available in the cycle it starts, which has a negative impact on prediction accuracy.
In-ﬂight information could be taken into account when a prediction is generated, as described in [21], but this also
involves an increase in the fetch engine complexity. It is possible to reduce this complexity in the fetch engine of a
simultaneous multithreaded processor [24] by pipelining the branch predictor and interleaving prediction requests
from diﬀerent threads each cycle [3]. Nevertheless, analyzing the accuracy and performance of pipelined branch
predictors is out of the scope of this work.
A diﬀerent approach is the overriding mechanism described by Jimenez et al. [8]. This mechanism provides two
predictions, a ﬁrst prediction coming from a fast branch predictor, and a second prediction coming from a slower,
but more accurate predictor. When a branch instruction is predicted, the ﬁrst prediction is used while the second
one is still being calculated. Once the second prediction is obtained, it overrides the ﬁrst one if they diﬀer, since
the second predictor is considered to be the most accurate. A similar mechanism is used in the Alpha EV6 [4] and
EV8 [20] processors, where a multi-cycle latency branch predictor overrides a faster but less accurate cache line
predictor [2].
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The problem of prediction overriding is that it requires a signiﬁcant increase in the fetch engine complexity. An
overriding mechanism requires a fast branch predictor to obtain a prediction each cycle. This prediction should be
stored for being compared with the main prediction. Some cycles later, when the main prediction is generated, the
fetch engine should determine whether the ﬁrst prediction is correct or not. If the ﬁrst prediction is wrong, all the
speculative work done based on it should be discarded. Therefore, the processor should track which instructions
depend on each prediction done in order to allow the recovery process. This is the main source of complexity of
the overriding technique.
Moreover, a wrong ﬁrst prediction does not involve that all the instructions fetched based on it are wrong.
Since both the ﬁrst and the main predictions start in the same fetch address, they will partially coincide. Thus,
the correct instructions based on the ﬁrst prediction should not be squashed. This selective squash will increase
the complexity of the recovery mechanism. To avoid this complexity, a full squash could be done when the ﬁrst
and the main predictions diﬀer, that is, all instructions depending on the ﬁrst prediction are squashed, even if
they should be executed again according to the main prediction. However, a full squash will degrade the processor
performance and does not remove all the complexity of the overriding mechanism. Therefore, the challenge is
to develop a technique able to achieve the same performance than an overriding mechanism, but avoiding its
additional complexity, which is one of the objectives of this work.
3 Experimental Methodology
The results in this paper have been obtained using trace driven simulation of a superscalar processor. Our
simulator uses a static basic block dictionary to allow simulating the eﬀect of wrong path execution. This model
includes the simulation of wrong speculative predictor history updates, as well as the possible interference and
prefetching eﬀects on the instruction cache. We feed our simulator with traces of 300 million instructions collected
from the SPEC 2000 integer benchmarks1 using the reference input set. To ﬁnd the most representative execution
segment we have analyzed the distribution of basic blocks as described in [22].
Since previous work [17] has shown that code layout optimizations are able to enlarge instruction streams, we
present data for both a baseline and an optimized code layout. The baseline code layout was generated using the
Compaq C V5.8-015 compiler on Compaq UNIX V4.0. The optimized code layout was generated with the Spike
tool shipped with Compaq Tru64 Unix 5.1. Optimized code generation is based on proﬁle information collected
by the Pixie V5.2 tool using the train input set.
1We excluded 181.mcf because its performance is very limited by data cache misses, being insensitive to changes in the fetch
architecture. We have thoroughly checked that including 181.mcf does not change the conclusions of our work, but makes the plots
harder to read.
5
fetch, rename, and commit widths 8 instructions
integer and ﬂoating point issue widths 8 instructions
load/store issue width 4 instructions
fetch target queue 8 entries
instruction fetch queue 32 entries
integer, ﬂoating point, and load/store issue queues 64 entries
reorder buﬀer 256 entries
integer and ﬂoating point registers 160
L1 instruction cache 64/32 KB, 2-way associative, 128 byte block, 3 cycle latency
L1 data cache 64 KB, 2-way associative, 64 byte block, 3 cycle latency
L2 uniﬁed cache 1 MB, 4-way associative, 128 byte block, 16 cycle latency
main memory latency 350 cycles
maximum trace size 32 instructions (10 branches)
ﬁlter and main trace caches 128 traces, 4-way associative
Table 1. Configuration of the simulated processor
3.1 Simulator Setup
Our simulation setup corresponds to an aggressive 8-wide superscalar processor. The main values of this
setup are shown in Table 1. We compare our stream fetch architecture with three other state-of-the-art fetch
architectures: a fetch architecture using an interleaved BTB and a 2bcgskew predictor [20], the fetch target
buﬀer (FTB) architecture [13] using a perceptron predictor [9], and the trace cache fetch architecture using a trace
predictor [6]. All these architectures use an 8-entry fetch target queue (FTQ) [13] to decouple the branch prediction
stage from the fetch stage. We have found that larger FTQs do not provide additional performance improvements.
Our instruction cache setup uses wide cache lines, that is, 4 times the processor fetch width [12], and 64KB
total hardware budget. The trace fetch architecture is actually evaluated using a 32KB instruction cache, while
the remainder 32KB are devoted to the trace cache. This hardware budget is equally divided into a ﬁlter trace
cache [14] and a main trace cache. In addition, we use selective trace storage [11] to avoid trace redundancy
between the trace cache and the instruction cache.
3.2 Fetch Models
The stream fetch engine [12, 17] model is shown in Figure 2.a. The stream predictor access is decoupled from
the instruction cache access using an FTQ. The stream predictor generates requests, composed by a full stream
of instructions, which are stored in the FTQ. These requests are used to drive the instruction cache, obtain a line
from it, and select which instructions from the line should be executed. In the same way, the remainder three fetch
models use an FTQ to decouple the branch prediction stage from the fetch stage.
Our interleaved BTB fetch model (iBTB) is inspired by the EV8 fetch engine design described in [20]. This
iBTB model decouples the branch prediction mechanism from the instruction cache with an FTQ. An interleaved
BTB is used to allow the prediction of multiple branches until a taken branch is predicted, or until an aligned
8-instruction block is completed. The branch prediction history is updated using a single bit for prediction block,
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The four fetch architectures evaluated in this paper use specialized structures to predict return instructions.
The iBTB, the FTB, and the stream fetch architecture use a return address stack (RAS) [10] to predict the target
address of return instructions. There are actually two RAS, one updated speculatively in prediction stage, and
another one updated non-speculatively in commit stage, which is used to restore the correct state in case of a
branch misprediction. The iBTB and FTB fetch architectures also use a cascaded structure [16] to improve the
prediction accuracy of the rest of indirect branches. Both the stream predictor and the trace predictor are accessed
using correlation, and thus they are already able to correctly predict indirect jumps and function calls.
The trace fetch architecture uses a return history stack (RHS) [6] instead of a RAS. This mechanism is more
eﬃcient than a RAS in the context of trace prediction because the trace predictor is indexed using a history of
previous trace identiﬁers instead of trace starting addresses. There are also two RHS, one updated speculatively in
prediction stage, and another one updated non-speculatively in commit stage. However, the RHS in the trace fetch
architecture is less accurate predicting return instructions than the RAS in the rest of evaluated architectures.
Trying to alleviate this problem, we also use a RAS to predict the target address of return instructions during the
trace building process.
3.3 Branch Prediction Setup
We have evaluated the four simulated fetch engines varying the size of the branch predictor from small and
fast tables to big and slow tables. We use realistic prediction table access latencies calculated using the CACTI
3.0 tool [23]. We modiﬁed CACTI to model tagless branch predictors, and to work with setups expressed in bits
instead of bytes. Data we have obtained corresponds to 0.10µm technology. For translating the access time from
nanoseconds to cycles, we assumed an aggressive 8 fan-out-of-four delays clock period, that is, a 3.47 GHz clock
frequency as reported in [1]. It has been claimed in [5] that 8 fan-out-of-four delays is the optimal clock period for
integer benchmarks in a high performance processor implemented in 0.10µm technology.
We have found that the best performance is achieved using three-cycle latency tables [18]. Although bigger
predictors are slightly more accurate, their increased access delay harms processor performance. On the other
hand, predictors with a lower latency are too small and achieve poor performance. Therefore, we have chosen
to simulate all branch predictors using the bigger tables that can be accessed in three cycles. Table 2 shows the
conﬁguration of the simulated predictors. We have explored a wide range of history lengths, as well as DOLC
index [6] conﬁgurations, and selected the best one found for each setup. Table 2 also shows the approximated
hardware budget for each predictor. Since we simulate the larger three cycle latency tables2, the total hardware
budget devoted to each predictor is diﬀerent. The stream fetch engine requires less hardware resources because it
uses a single prediction mechanism, while the other evaluated fetch architectures use some separate structures.
2The first level of the trace and stream predictors, as well as the first level of the cascaded iBTB and FTB, is actually smaller than
the second one because larger first level tables do not provide a significant improvement in prediction accuracy.
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iBTB fetch architecture (approx. 95KB)
2bcgskew predictor interleaved BTB 1-cycle predictor
four 64K entry tables 1024 entry, 4-way, first level 64 entry gshare
16 bit history 4096 entry, 4-way, second level 6-bit history
(bimodal 0 bits) DOLC 14-2-4-10 32 entry, 1-way, BTB
FTB fetch architecture (approx. 50KB)
perceptron predictor FTB 1-cycle predictor
256 perceptrons 1024 entry, 4-way, first level 64 entry gshare
4096x14 bit local and 4096 entry, 4-way, second level 6-bit history
40 bit global history DOLC 14-2-4-10 32 entry, 1-way, BTB
Stream fetch architecture (approx. 32KB)
next stream predictor 1-cycle predictor
1024 entry, 4-way, first level 32 entry, 1-way, spred
4096 entry, 4-way, second level DOLC 0-0-0-5
DOLC 16-2-4-10
Trace fetch architecture (approx. 80KB)
next trace predictor interleaved BTB 1-cycle predictor
2048 entry, 4-way, first level 1024 entry, 4-way, first level 32 entry, 1-way, tpred
4096 entry, 4-way, second level 4096 entry, 4-way, second level DOLC 0-0-0-5
DOLC 10-4-7-9 DOLC 14-2-4-10 perfect BTB override
Table 2. Configuration of the simulated branch predictors.
Our fetch models also use an overriding mechanism [8, 20] to complete a branch prediction each cycle. A small
branch predictor, supposed to be implemented using very fast hardware, generates the next fetch address in a single
cycle. Although being fast, this predictor has low accuracy, so the main predictor is used to provide an accurate
back-up prediction. This prediction is obtained three cycles later and compared with the prediction provided by
the single-cycle predictor. If both predictions diﬀer, the new prediction overrides the previous one, discarding the
speculative work done based on it. The conﬁguration of the single-cycle predictors used is shown in Table 2.
4 Analysis of Dynamic Instruction Streams
Fetching a single basic block per cycle is not enough to keep busy the execution engine of wide-issue superscalar
processors during multiple cycles. In this context, the main advantage of instruction streams is their long size.
A stream can contain multiple basic blocks, whenever only the last one ends in a taken branch. This makes it
possible for the stream fetch engine to provide high fetch bandwidth while requiring low implementation cost.
4.1 The Length of Instruction Streams
Figure 3 shows the average length of dynamic basic blocks and dynamic instruction streams. The shadowed
part of each bar shows data using our baseline code layout. On average, instruction streams are 55% longer than
basic blocks. This fact allows the stream fetch engine to outperform other fetch architectures based on basic blocks,
as shown in [17], while requiring similar or even lower complexity.
Figure 3 also shows the average length of dynamic instruction traces. The advantage of the trace cache fetch
architecture is that it can fetch instructions beyond a taken branch in a single cycle. However, since traces are
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involve
that
m
ost
stream
s
are
long.
Som
e
stream
s
could
be
long,providing
high
fetch
bandw
idth,
w
hile
other
stream
s
could
be
short,
lim
iting
the
potential
perform
ance.
T
herefore,
in
the
search
for
new
w
ays
ofim
proving
the
stream
fetch
engine
perform
ance,the
distribution
ofdynam
ic
stream
lengths
should
be
analyzed.
F
igure
5
show
s
an
histogram
of
dynam
ic
stream
s
classiﬁed
according
to
their
length.
It
show
s
the
percentage
of
dynam
ic
stream
s
that
have
a
length
ranging
from
1
to
30
instructions.
T
he
last
bar
show
s
the
percentage
of
stream
s
that
are
longer
than
30
instructions.
D
ata
is
show
n
for
both
the
baseline
and
the
optim
ized
code
layout.
In
addition,
stream
s
are
divided
according
to
the
term
inating
branch
type:
conditional
branches,
unconditional
branches,
function
calls,
and
returns.
U
sing
the
baseline
code
layout,m
ost
stream
s
are
shorter
than
the
average
length:
70%
of
the
dynam
ic
stream
s
have
12
or
less
instructions.
U
sing
the
optim
ized
code
layout,the
average
length
is
higher.
H
ow
ever,m
ost
stream
s
are
still
shorter
than
the
average
length:
70%
of
the
dynam
ic
stream
s
have
15
or
less
instructions.
T
herefore,
in
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Figure
5.Histogram
s
ofdynam
ic
stream
s
classified
acco
rding
to
theirlength
and
the
term
inating
branch
type
.
The
results
presented
in
these
histogram
s
are
the
a
verag
e
ofthe
ele
ven
benchm
arks
u
sed.
order
to
increase
the
average
stream
length,research
should
be
focused
in
those
stream
s
that
are
shorter
than
the
average
length.
For
exam
ple,if
w
e
consider
an
8-w
ide
execution
core,research
eﬀort
should
be
devoted
to
enlarge
stream
s
shorter
than
8
instructions.
U
sing
optim
ized
codes,
the
percentage
of
those
stream
s
is
reduced
from
40%
to
30%
.
N
evertheless,
there
is
still
room
for
im
provem
ent.
M
ost
dynam
ic
stream
s
ﬁnish
in
taken
conditional
branches.
T
hey
are
60%
w
hen
using
the
baseline
code
and
52%
w
hen
using
the
optim
ized
code.
T
he
percentage
is
low
er
in
the
optim
ized
codes
due
to
the
higher
num
ber
of
not
taken
conditional
branches,
w
hich
never
ﬁnish
instruction
stream
s.
T
here
also
is
a
big
percentage
of
stream
s
term
inating
in
function
calls
and
returns.
T
hey
are
30%
ofalldynam
ic
stream
s
in
the
baseline
code.
T
he
percentage
is
larger
in
the
optim
ized
code:
36%
.
T
his
happens
because
code
layout
optim
izations
are
m
ainly
focused
on
conditional
branches.
Since
the
num
ber
of
taken
conditional
branches
is
low
er,
there
is
a
higher
percentage
of
stream
s
term
inating
in
other
types
of
branches,
although
the
total
num
ber
is
sim
ilar.
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5 Multiple Stream Prediction
According to the analysis presented in the previous section, one could think that, in order to enlarge instruction
streams, the most promising ﬁeld for research are conditional branches, function calls, and return instructions.
However, we have found that techniques for enlarging the streams ﬁnalizing in particular branch types achieve
poor results [19]. This is due to Amdahl’s law: although these techniques enlarge a set of instructions streams,
there are other streams that are not enlarged, limiting the achievable beneﬁt. Therefore, we must try to enlarge not
particular stream types, but all instruction streams. Our approach to achieve this is the multiple stream predictor.
5.1 The Multiple Stream Predictor
The next stream predictor [12, 17], which is shown in Figure 6.a, is a specialized branch predictor that provides
stream level sequencing. Given a fetch address, i.e., the current stream starting address, the stream predictor
provides the current stream length, which indicates where is the taken branch that ﬁnalizes the stream. The
predictor also provides the next stream starting address, which is used as the fetch address for the next cycle. The
current stream starting address and the current stream length form a fetch request that is stored in the FTQ. The
fetch requests stored in the FTQ are then used to drive the instruction cache.
Actually, the stream predictor is composed by two cascaded tables: a ﬁrst level table indexed only by the fetch
address, and a second level table indexed using path correlation. A stream is only introduced in the second level
if it is not accurately predicted by the ﬁrst level. Therefore, those streams that do not need correlation are kept
in the ﬁrst level, avoiding unnecessary aliasing. In order to generate a prediction, both levels are looked up in
parallel. If there is a second level table hit, its prediction is used. Otherwise, the prediction of the ﬁrst level table
is used. The second level prediction is prioritized because it is supposed to be more accurate than the ﬁrst level
due to the use of path correlation.
The objective of our multiple stream predictor is predicting together those streams that are frequently executed
as a sequence. Unlike the trace cache, the instructions corresponding to a sequence of streams are not stored
together in a special purpose buﬀer. The instruction streams belonging to a predicted sequence are still separate
streams stored in the instruction cache. Therefore, the multiple stream predictor does not enable the ability of
fetching instructions beyond a taken branch in a single cycle. The beneﬁt of our technique comes from grouping
predictions, allowing to tolerate the prediction table access latency.
Figure 6.b shows the ﬁelds required by a 2-stream multiple predictor. Like the original single stream predictor,
a 2-stream predictor requires a single tag ﬁeld, which corresponds to the starting address of the stream sequence.
However, the rest of the ﬁelds should be duplicated. The tag and length ﬁelds determine the ﬁrst stream that
should be executed. The target of this stream, determined by the next stream ﬁeld, is the starting address of the
13
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Figure
6.The
n
e
xt
stream
predictor
.
second
stream
,
w
hose
length
is
given
by
the
second
length
ﬁeld.
T
he
second
next
stream
ﬁeld
is
the
target
of
the
second
stream
,
and
thus
the
next
fetch
address.
In
this
w
ay,a
single
prediction
table
lookup
provides
tw
o
separate
stream
predictions,w
hich
are
supposed
to
be
executed
sequentially.
A
fter
a
m
ultiple
stream
prediction,every
stream
belonging
to
a
predicted
sequence
is
stored
separately
in
the
F
T
Q
,w
hich
involves
that
using
the
m
ultiple-stream
predictor
does
not
require
additionalchanges
in
the
processor
front-end.
E
xtending
this
m
echanism
for
predicting
three
or
m
ore
stream
s
per
sequence
w
ould
be
straightforw
ard,
but
w
e
have
found
that
sequences
having
m
ore
than
tw
o
stream
s
do
not
provide
additional
beneﬁt.
5.2
M
ultipleStrea
m
Predictor
D
esign
P
roviding
tw
o
stream
s
per
prediction
needs
duplicating
the
prediction
table
size.
In
order
to
avoid
a
negative
im
pact
on
the
prediction
table
access
latency
and
energy
consum
ption,
w
e
only
store
m
ultiple
stream
s
in
the
ﬁrst-level
table
of
the
cascaded
stream
predictor,
w
hich
is
sm
aller
than
the
second-level
table.
Since
the
stream
s
belonging
to
a
sequence
are
supposed
to
be
frequently
executed
together,
it
is
likely
that,
given
a
fetch
address,
the
executed
sequence
is
alw
ays
the
sam
e.
C
onsequently,stream
sequences
do
not
need
correlation
to
be
correctly
predicted,
and
thus
keeping
them
in
the
ﬁrst
level
table
does
not
lim
it
the
achievable
beneﬁt.
In
order
to
take
m
axim
um
advantage
of
the
available
space
in
the
ﬁrst
level
table,
w
e
use
hysteresis
counters
to
detect
frequently
executed
stream
sequences.
E
very
stream
in
a
sequence
has
a
hysteresis
counter
associated
to
it.
A
ll
hysteresis
counters
behave
like
the
counter
used
by
the
original
stream
predictor
to
decide
w
hether
a
stream
should
be
replaced
from
the
prediction
table
[17].
W
hen
the
predictor
is
updated
w
ith
a
new
stream
,
the
corresponding
counter
is
increased
if
the
new
stream
m
atches
w
ith
the
stream
already
stored
in
the
selected
entry.
O
therw
ise,the
counter
is
decreased
and,ifit
reaches
zero,the
w
hole
predictor
entry
is
replaced
w
ith
the
new
data,
setting
the
counter
to
one.
Ifthe
decreased
counter
does
not
reach
zero,the
new
data
is
discarded.
W
e
have
found
14
that 3-bit hysteresis counters, increased by one and decreased by two, provide the best results for the multiple
stream predictor.
When the prediction table is looked up, the ﬁrst stream is always provided. However, the second stream is
only predicted if the corresponding hysteresis counter is saturated, that is, if the counter has reached its maximum
value. Therefore, if the second hysteresis counter is not saturated, the multiple stream predictor provides a single
stream prediction as it would be done by the original stream predictor. On the contrary, if the two hysteresis
counters are saturated, then a frequently executed sequence has been detected, and the two streams belonging to
this sequence are introduced in the FTQ.
6 Evaluation of the Multiple Stream Prediction
Our multiple stream predictor is able to provide a high amount of instructions per prediction. Figure 7 shows an
histogram of instructions provided per prediction. It shows the percentage of predictions that provide an amount
of instructions ranging from 1 to 30 instructions. The last bar shows the percentage of predictions that provide
more than 30 instructions. Data are shown for both the baseline and the optimized code layout. In addition, data
are shown for the original single-stream predictor, described in [17], and a 2-stream multiple predictor.
The main diﬀerence between both code layouts is that, as can be expected, there is a lower percentage of short
streams in the optimized code. Besides, it is clear that our multiple stream predictor eﬃciently deals with the
most harmful problem, that is, the shorter streams. Using our multiple stream predictor, there is an important
reduction in the percentage of predictions that provide a small number of instructions. Furthermore, there is an
increase in the percentage of predictions that provide more than 30 instructions, especially when using optimized
codes. The lower number of short streams points out that the multiple stream predictor is an eﬀective technique for
hiding the prediction table access latency by overlapping table accesses with the execution of useful instructions.
Figure 8 shows the average processor performance achieved by the four evaluated fetch architectures, for both
the baseline and the optimized code layout. We have evaluated a wide range of predictor setups and selected the
best one found for each evaluated predictor. Besides the performance of the four fetch engines using overriding,
the performance achieved by the trace cache fetch architecture and the stream fetch engine not using overriding
is also shown. In the latter case, the stream fetch engine uses a 2-stream multiple predictor instead of the original
single-stream predictor.
The main observation from Figure 8 is that the multiple stream predictor without overriding provides a perfor-
mance very close to the original single-stream predictor using overriding. The performance achieved by the multiple
stream predictor without overriding in enough to outperform both the iBTB and the FTB fetch architectures, even
when they do use overriding. The performance of the multiple stream predictor without overriding is also close to
a trace cache using overriding, while requiring lower complexity.
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Figure
7.Histogram
s
ofdynam
ic
predictions,classified
acco
rding
to
the
am
o
u
nt
ofinstructions
pro
vided,w
hen
u
sing
a
single-stream
predictor
and
a
2-stream
m
ultiple
predictor
.
The
results
presented
in
these
histogram
s
are
the
a
verag
e
ofthe
ele
ven
benchm
arks
u
sed.
F
inally,it
should
be
taken
into
account
that
this
im
provem
ent
is
achieved
by
increasing
the
size
ofthe
ﬁrst
level
table.
Fortunately,
the
tag
array
is
unm
odiﬁed
and
no
additional
access
port
is
required.
W
e
have
checked
using
C
A
C
T
I
[23]
that
the
increase
in
the
predictor
area
is
less
than
12%
,
as
w
ell
as
that
the
prediction
table
access
latency
is
not
increased.
M
oreover,our
proposalnot
only
avoids
the
need
for
a
com
plex
overriding
m
echanism
,but
also
reduces
the
predictor
energy
consum
ption.
A
lthough
the
bigger
ﬁrst
level
table
consum
es
m
ore
energy
per
access,
it
is
com
pensated
w
ith
the
reduction
in
the
num
ber
of
prediction
table
accesses.
T
he
ability
of
providing
tw
o
stream
s
per
prediction
causes
a
35%
reduction
in
the
total
num
ber
of
prediction
table
lookups
an
updates,
w
hich
leads
to
a
12%
reduction
in
the
overall
stream
predictor
energy
consum
ption.
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Figure
8.Pro
cesso
rperfo
rm
an
ce
w
hen
u
sing(fullbar)
and
n
ot
u
sing(shado
w
ed
bar)
o
verriding.
7
C
o
n
clu
sio
n
s
C
urrent
technology
trends
create
new
challenges
for
the
fetch
architecture
design.
H
igher
clock
frequencies
and
larger
w
ire
delays
cause
branch
prediction
tables
to
require
m
ultiple
cycles
to
be
accessed
[1,
8],
lim
iting
the
fetch
engine
perform
ance.
T
his
fact
has
led
to
the
developm
ent
of
com
plex
hardw
are
m
echanism
s,
like
prediction
overriding
[8,
20],
to
hide
the
prediction
table
access
delay.
T
o
avoid
this
increase
in
the
fetch
engine
com
plexity,w
e
propose
to
use
long
instruction
stream
s
[12,17]as
basic
prediction
unit,
w
hich
m
akes
it
possible
to
hide
the
prediction
table
access
delay.
If
instruction
stream
s
are
long
enough,
the
execution
engine
can
be
kept
busy
executing
instructions
from
a
stream
during
m
ultiple
cycles,w
hile
a
new
stream
prediction
is
being
generated.
T
herefore,
the
prediction
table
access
delay
can
be
hidden
w
ithout
requiring
any
additional
hardw
are
m
echanism
.
In
order
to
take
m
axim
um
advantage
ofthis
fact,it
is
im
portant
to
have
stream
s
as
long
as
possible.
W
e
achieve
this
using
the
m
ultiple
stream
predictor,
a
novel
predictor
design
that
com
bines
frequently
executed
instruction
stream
s
into
long
virtualstream
s.
O
ur
predictor
provides
instruction
stream
s
long
enough
for
allow
ing
a
processor
not
using
overriding
to
achieve
a
perform
ance
close
to
a
processor
using
prediction
overriding,
that
is,
w
e
achieve
a
very
sim
ilar
perform
ance
at
a
m
uch
low
er
com
plexity,
also
requiring
less
energy
consum
ption.
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